Terahertz (THz) technology can be used in information science, biology, medicine, astronomy, and environmental science. THz sources are the key devices in THz applications. The author gives a brief review of THz semiconductor sources, such as GaAs1-xNx Gunn-like diodes, quantum wells (QWs) negative-effective-mass (NEM) THz oscillators, and the THz quantum cascade lasers (QCLs). THz current self-oscillation in doped GaAs1-xNx diodes driven by a DC electric field was investigated. The current self-oscillation is associated with the negative differential velocity effect in the highly nonparabolic conduction band of this unique material system. The current self-oscillations and spatiotemporal current patterns in QW NEM p+pp+ diodes was studied by considering scattering contributions from impurities, acoustic phonons, and optic phonons. It is indicated that both the applied bias and the doping concentration strongly influence the patterns and self-oscillating frequencies. The NEM p+pp+ diode may be used as an electrically tunable THz source. Meanwhile, by using the Monte Carlo method, the device parameters of resonant-phonon THz QCLs were optimized. The results show that the calculated gain is more sensitive to the injection barrier width, the doping concentration, and the phonon extraction level separation, which is consistent with the experiments.
J. Semicond. 2012, 33(3): 031001
doi: 10.1088/1674-4926/33/3/031001Feng Wei. Review of terahertz semiconductor sources[J]. 威尼斯人棋牌, 2012, 33(3): 031001. doi: 10.1088/1674-4926/33/3/031001.
Feng W. Review of terahertz semiconductor sources[J]. J. Semicond., 2012, 33(3): 031001. doi: 10.1088/1674-4926/33/3/031001.Export: BibTex EndNote
J. Semicond. 2012, 33(3): 032001
doi: 10.1088/1674-4926/33/3/032001Li Ye, Jiang Tingting, Sun Qingqing, Wang Pengfei, Ding Shijin, Zhang Wei. Optical properties of a HfO2/Si stack with a trace amount of nitrogen incorporation[J]. 威尼斯人棋牌, 2012, 33(3): 032001. doi: 10.1088/1674-4926/33/3/032001.
Li Y, Jiang T T, Sun Q Q, Wang P F, Ding S J, Zhang W. Optical properties of a HfO2/Si stack with a trace amount of nitrogen incorporation[J]. J. Semicond., 2012, 33(3): 032001. doi: 10.1088/1674-4926/33/3/032001.Export: BibTex EndNote
HfO2 films were deposited by atomic layer deposition through alternating pulsing of Hf[N(C2H5)(CH3)]4 and H2O2. A trace amount of nitrogen was incorporated into the HfO2 through ammonia annealing. The composition, the interface stability of the HfO2/Si stack and the optical properties of the annealed films were analyzed to investigate the property evolution of HfO2 during thermal treatment. With a nitrogen concentration increase from 1.41 to 7.45%, the bandgap of the films decreased from 5.82 to 4.94 eV.
J. Semicond. 2012, 33(3): 033001
doi: 10.1088/1674-4926/33/3/033001Wang Jianqiang, Gao Hua, Zhang Jian, Meng Fanying, Ye Qinghao. Investigation of an a-Si/c-Si interface on a c-Si(P) substrate by simulation[J]. 威尼斯人棋牌, 2012, 33(3): 033001. doi: 10.1088/1674-4926/33/3/033001.
Wang J Q, Gao H, Zhang J, Meng F Y, Ye Q H. Investigation of an a-Si/c-Si interface on a c-Si(P) substrate by simulation[J]. J. Semicond., 2012, 33(3): 033001. doi: 10.1088/1674-4926/33/3/033001.Export: BibTex EndNote
We investigate the recombination mechanism in an a-Si/c-Si interface, and analyze the key factors that influence the interface passivation quality, such as Qs, δp/δn and Dit. The polarity of the dielectric film is very important to the illustration level dependent passivation quality; when nδn=pδp and the defect level Et equal to Ei (c-Si), the defect states are the most effective recombination center, AFORS-HET simulation and analysis indicate that emitter doping and a-Si/c-Si band offset modulation are effective in depleting or accumulating one charged carrier. Interface states (Dit) severely deteriorate Voc compared with Jsc for a-Si/c-Si HJ cell performance when Dit is over 1 × 1010 cm-2·eV-1. For a c-Si(P)/a-Si(P+) structure, φBSF in c-Si and φ0 in a-Si have different performances in optimization contact resistance and c-Si(P)/a-Si(P+) interface recombination.
J. Semicond. 2012, 33(3): 034001
doi: 10.1088/1674-4926/33/3/034001P. Vimala, N. B. Balamurugan. Quantum mechanical compact modeling of symmetric double-gate MOSFETs using variational approach[J]. 威尼斯人棋牌, 2012, 33(3): 034001. doi: 10.1088/1674-4926/33/3/034001.
P. Vimala, N. B. Balamurugan. Quantum mechanical compact modeling of symmetric double-gate MOSFETs using variational approach[J]. J. Semicond., 2012, 33(3): 034001. doi: 10.1088/1674-4926/33/3/034001.Export: BibTex EndNote
A physics-based analytical model for symmetrically biased double-gate (DG) MOSFETs considering quantum mechanical effects is proposed. Schrödinger's and Poisson's equations are solved simultaneously using a variational approach. Solving the Poisson and Schrödinger equations simultaneously reveals quantum mechanical effects (QME) that influence the performance of DG MOSFETs. The inversion charge and electrical potential distributions perpendicular to the channel are expressed in closed forms. We systematically evaluated and analyzed the potentials and inversion charges, taking QME into consideration, in Si based double gate devices. The effect of silicon thickness variation in inversion-layer charge and potentials are quantitatively defined. The analytical solutions provide good physical insight into the quantization caused by quantum confinement under various gate biases.
J. Semicond. 2012, 33(3): 034002
doi: 10.1088/1674-4926/33/3/034002Sidi Ould Saad Hamady. A simulation of doping and trap effects on the spectral response of AlGaN ultraviolet detectors[J]. 威尼斯人棋牌, 2012, 33(3): 034002. doi: 10.1088/1674-4926/33/3/034002.
S O S Hamady. A simulation of doping and trap effects on the spectral response of AlGaN ultraviolet detectors[J]. J. Semicond., 2012, 33(3): 034002. doi:?10.1088/1674-4926/33/3/034002.Export: BibTex EndNote
We study, by means of numerical simulation, the impact of doping and traps on the performance of the “solar blind” ultraviolet Schottky detector based on AlGaN. We implemented physical models and AlGaN material properties taken from the literature, or from the interpolation between the binary materials (GaN and AlN) weighted by the mole fractions. We found that doping and traps highly impact the spectral response of the device, and in particular a compromise in the doping concentration must be reached in order to optimize the spectral response of the detector. These results give us a powerful tool to quantitatively understand the impact of elaboration and processing conditions on photodetector characteristics, and thus identify the key issues for the development of the technology.
J. Semicond. 2012, 33(3): 034003
doi: 10.1088/1674-4926/33/3/034003Wang Chong, He Yunlong, Zheng Xuefeng, Hao Yue, Ma Xiaohua, Zhang Jincheng. AlGaN/GaN HEMTs with 0.2 μm V-gate recesses for X-band application[J]. 威尼斯人棋牌, 2012, 33(3): 034003. doi: 10.1088/1674-4926/33/3/034003.
Wang C, He Y L, Zheng X F, Hao Y, Ma X H, Zhang J C. AlGaN/GaN HEMTs with 0.2 μm V-gate recesses for X-band application[J]. J. Semicond., 2012, 33(3): 034003. doi: 10.1088/1674-4926/33/3/034003.Export: BibTex EndNote
AlGaN/GaN HEMTs with 0.2 μm V-gate recesses were developed. The 0.2 μm recess lengths were shrunk from the 0.6 μm designed gate footprint length after isotropic SiN deposition and anisotropic recessed gate dry etching. The AlGaN/GaN HEMTs with 0.2 μm V-gate recesses on sapphire substrates exhibited a current gain cutoff frequency ft of 35 GHz and a maximum frequency of oscillation fmax of 60 GHz. At 10 GHz frequency and 20 V drain bias, the V-gate recess devices exhibited an output power density of 4.44 W/mm with the associated power added efficiency as high as 49%.
J. Semicond. 2012, 33(3): 034004
doi: 10.1088/1674-4926/33/3/034004Hu Hao, Chen Xingbi. A novel high speed lateral IGBT with a self-driven second gate[J]. 威尼斯人棋牌, 2012, 33(3): 034004. doi: 10.1088/1674-4926/33/3/034004.
Hu H, Chen X B. A novel high speed lateral IGBT with a self-driven second gate[J]. J. Semicond., 2012, 33(3): 034004. doi: 10.1088/1674-4926/33/3/034004.Export: BibTex EndNote
A novel lateral IGBT with a second gate on the emitter portion is presented. A PMOS transistor, driven by the proposed device itself, is used to short the PN junction at the emitter while turned off. Low on state voltage and fast turn off speed are obtained without side-effects such as snapback I-V characteristics and difficulties of process complexity. Numerical simulation results show a drop of fall time from 120 to 12 ns and no increase of on state voltage.
J. Semicond. 2012, 33(3): 034005
doi: 10.1088/1674-4926/33/3/034005Li Xiyue, Deng Wanling, Huang Junkai. A physical surface-potential-based drain current model for polysilicon thin-film transistors[J]. 威尼斯人棋牌, 2012, 33(3): 034005. doi: 10.1088/1674-4926/33/3/034005.
Li X Y, Deng W L, Huang J K. A physical surface-potential-based drain current model for polysilicon thin-film transistors[J]. J. Semicond., 2012, 33(3): 034005. doi: 10.1088/1674-4926/33/3/034005.Export: BibTex EndNote
A physical drain current model of polysilicon thin-film transistors based on the charge-sheet model, the density of trap states and surface potential is proposed. The model uses non-iterative calculations, which are single-piece and valid in all operation regions above flat-band voltage. The distribution of the trap states, including both Gaussian deep-level states and exponential band-tail states, is also taken into account, and parameter extraction of trap state distribution is developed by the optoelectronic modulation spectroscopy measurement method. Comparisons with the available experimental data are accomplished, and good agreements are obtained.
Holding-voltage drift of a silicon-controlled rectifier with different film thicknesses in silicon-on-insulator technology
J. Semicond. 2012, 33(3): 034006
doi: 10.1088/1674-4926/33/3/034006Jiang Yibo, Zeng Chuanbin, Du Huan, Luo Jiajun, Han Zhengsheng. Holding-voltage drift of a silicon-controlled rectifier with different film thicknesses in silicon-on-insulator technology[J]. 威尼斯人棋牌, 2012, 33(3): 034006. doi: 10.1088/1674-4926/33/3/034006.
Jiang Y B, Zeng C B, Du H, Luo J J, Han Z S. Holding-voltage drift of a silicon-controlled rectifier with different film thicknesses in silicon-on-insulator technology[J]. J. Semicond., 2012, 33(3): 034006. doi: 10.1088/1674-4926/33/3/034006.Export: BibTex EndNote
This paper presents a new phenomenon, where the holding-voltage of a silicon-controlled rectifier acts as an electrostatic-discharge protection drift in diverse film thicknesses in silicon-on-insulator (SOI) technology. The phenomenon was demonstrated through fabricated chips in 0.18 μm SOI technology. The drift of the holding voltage was then simulated, and its mechanism is discussed comprehensively through ISE TCAD simulations.
Total dose ionizing irradiation effects on a static random access memory field programmable gate array
J. Semicond. 2012, 33(3): 034007
doi: 10.1088/1674-4926/33/3/034007Gao Bo, Yu Xuefeng, Ren Diyuan, Li Yudong, Sun Jing, Cui Jiangwei, Wang Yiyuan, Li Ming. Total dose ionizing irradiation effects on a static random access memory field programmable gate array[J]. 威尼斯人棋牌, 2012, 33(3): 034007. doi: 10.1088/1674-4926/33/3/034007.
Gao B, Yu X F, Ren D Y, Li Y D, Sun J, Cui J W, Wang Y Y, Li M. Total dose ionizing irradiation effects on a static random access memory field programmable gate array[J]. J. Semicond., 2012, 33(3): 034007. doi: 10.1088/1674-4926/33/3/034007.Export: BibTex EndNote
SRAM-based FPGA devices are irradiated by 60Coγ rays at various dose rates to investigate total dose effects and the evaluation method. The dependences of typical electrical parameters such as static power current, peak-peak value, and delay time on total dose are discussed. The experiment results show that the static power current of the devices reduces rapidly at room temperature (25 ℃) and high temperature (80 ℃) annealing after irradiation. When the device is irradiated at a low dose rate, the delay time and peak-peak value change unobviously with an increase in the accumulated dose. In contrast, the function parameters completely fail at 2.1 kGy(Si) when the dose rate increases to 0.71 Gy(Si)/s.
J. Semicond. 2012, 33(3): 034008
doi: 10.1088/1674-4926/33/3/034008Yan Jianhua, Ou Wen, Ou Yi. Fabrication of a 100% fill-factor silicon microlens array[J]. 威尼斯人棋牌, 2012, 33(3): 034008. doi: 10.1088/1674-4926/33/3/034008.
Yan J H, Ou W, Ou Y. Fabrication of a 100% fill-factor silicon microlens array[J]. J. Semicond., 2012, 33(3): 034008. doi: 10.1088/1674-4926/33/3/034008.Export: BibTex EndNote
A simple method has been developed for the fabrication of a silicon microlens array with a 100% fill factor and a smooth configuration. The microlens array is fabricated by using the processes of photoresist (SU8-2005) spin coating, thermal reflow, thermal treatment and reactive ion etching (RIE). First, a photoresist microlens array on a single-polished silicon substrate is fabricated by both thermal reflow and thermal treatment technologies. A typical microlens has a square bottom with size of 25 μm, and the distance between every two adjacent microlenses is 5 μm. Secondly, the photoresist microlens array is transferred to the silicon substrate by RIE to fabricate the silicon microlens array. Experimental results reveal that the silicon microlens array could be formed by adjusting the quantities of the reactive ion gases of SF6 and O2 to proper values. In this paper, the quantities of SF6 and O2 are 60 sccm and 50 sccm, respectively, the corresponding etch ratio of the photoresist and the silicon substrate is 1 to1.44. The bottom size and height of a typical silicon microlens are 30.1 μm and 3 μm, respectively. The focal lengths of the microlenses ranged from 15.4 to 16.6 μm.
J. Semicond. 2012, 33(3): 035001
doi: 10.1088/1674-4926/33/3/035001Manoj Kumar, Sandeep K. Arya, Sujata Pandey. Low power digitally controlled oscillator designs with a novel 3-transistor XNOR gate[J]. 威尼斯人棋牌, 2012, 33(3): 035001. doi: 10.1088/1674-4926/33/3/035001.
M Kumar, S K Arya, S Pandey. Low power digitally controlled oscillator designs with a novel 3-transistor XNOR gate[J]. J. Semicond., 2012, 33(3): 035001. doi:?10.1088/1674-4926/33/3/035001.Export: BibTex EndNote
Digital controlled oscillators (DCOs) are the core of all digital phase locked loop (ADPLL) circuits. Here, DCO structures with reduced hardware and power consumption having full digital control have been proposed. Three different DCO architectures have been proposed based on ring based topology. Three, four and five bit controlled DCO with NMOS, PMOS and NMOS & PMOS transistor switching networks are presented. A three-transistor XNOR gate has been used as the inverter which is used as the delay cell. Delay has been controlled digitally with a switch network of NMOS and PMOS transistors. The three bit DCO with one NMOS network shows frequency variations of 1.6141-1.8790 GHz with power consumption variations 251.9224-276.8591 μW. The four bit DCO with one NMOS network shows frequency variation of 1.6229-1.8868 GHz with varying power consumption of 251.9225-278.0740 μW. A six bit DCO with one NMOS switching network gave an output frequency of 1.7237-1.8962 GHz with power consumption of 251.928-278.998 μW. Output frequency and power consumption results for 4 & 6 bit DCO circuits with one PMOS and NMOS & PMOS switching network have also been presented. The phase noise parameter with an offset frequency of 1 MHz has also been reported for the proposed circuits. Comparisons with earlier reported circuits have been made and the present approach shows advantages over previous circuits.
J. Semicond. 2012, 33(3): 035002
doi: 10.1088/1674-4926/33/3/035002Duan Lian, Huang Wei, Ma Chengyan, He Xiaofeng, Jin Yuhua, Ye Tianchun. A single-to-differential low-noise amplifier with low differential output imbalance[J]. 威尼斯人棋牌, 2012, 33(3): 035002. doi: 10.1088/1674-4926/33/3/035002.
Duan L, Huang W, Ma C Y, He X F, Jin Y H, Ye T C. A single-to-differential low-noise amplifier with low differential output imbalance[J]. J. Semicond., 2012, 33(3): 035002. doi: 10.1088/1674-4926/33/3/035002.Export: BibTex EndNote
This paper presents a single-ended input differential output low-noise amplifier intended for GPS applications. We propose a method to reduce the gain/amplitude and phase imbalance of a differential output exploiting the inductive coupling of a transformer or center-tapped differential inductor. A detailed analysis of the theory of imbalance reduction, as well as a discussion on the principle of choosing the dimensions of a transformer, are given. An LNA has been implemented using TSMC 0.18 μm technology with ESD-protected. Measurement on board shows a voltage gain of 24.6 dB at 1.575 GHz and a noise figure of 3.2 dB. The gain imbalance is below 0.2 dB and phase imbalance is less than 2 degrees. The LNA consumes 5.2 mA from a 1.8 V supply.
J. Semicond. 2012, 33(3): 035003
doi: 10.1088/1674-4926/33/3/035003Zhang Ying, Wang Zhigong, Xu Jian, Luo Yin. Design of a low noise distributed amplifier with adjustable gain control in 0.15 μm GaAs PHEMT[J]. 威尼斯人棋牌, 2012, 33(3): 035003. doi: 10.1088/1674-4926/33/3/035003.
Zhang Y, Wang Z G, Xu J, Luo Y. Design of a low noise distributed amplifier with adjustable gain control in 0.15 μm GaAs PHEMT[J]. J. Semicond., 2012, 33(3): 035003. doi: 10.1088/1674-4926/33/3/035003.Export: BibTex EndNote
A low noise distributed amplifier consisting of 9 gain cells is presented. The chip is fabricated with 0.15-μm GaAs pseudomorphic high electron mobility transistor (PHEMT) technology from Win Semiconductor of Taiwan. A special optional gate bias technique is introduced to allow an adjustable gain control range of 10 dB. A novel cascode structure is adopted to extend the output voltage and bandwidth. The measurement results show that the amplifier gives an average gain of 15 dB with a gain flatness of ±1 dB in the 2-20 GHz band. The noise figure is between 2 and 4.1 dB during the band from 2 to 20 GHz. The amplifier also provides 13.8 dBm of output power at a 1 dB gain compression point and 10.5 dBm of input third order intercept point (IIP3), which demonstrates the excellent performance of linearity. The power consumption is 300 mW with a supply of 5 V, and the chip area is 2.36 × 1.01 mm2.
J. Semicond. 2012, 33(3): 035004
doi: 10.1088/1674-4926/33/3/035004Chu Xiaojie, Lin Min, Shi Yin, Dai F F. A fully integrated frequency synthesizer for a dual-mode GPS and Compass receiver[J]. 威尼斯人棋牌, 2012, 33(3): 035004. doi: 10.1088/1674-4926/33/3/035004.
Chu X J, Lin M, Shi Y, Dai F F. A fully integrated frequency synthesizer for a dual-mode GPS and Compass receiver[J]. J. Semicond., 2012, 33(3): 035004. doi: 10.1088/1674-4926/33/3/035004.Export: BibTex EndNote
This paper presents a fully integrated frequency synthesizer for a dual-mode GPS and Compass receiver fabricated in a 0.13 μm CMOS technology. The frequency synthesizer is implemented with an on-chip symmetric inductor and an on-chip loop filter. A capacitance multiplying approach is proposed in the on-chip loop filter design for area-saving consideration. Pulse-swallow topology with a multistage noise shaping ΔΣ modulator is adopted in the frequency divider design. The synthesizer generates local oscillating signals at 1571.328 MHz and 1568.259 MHz with a 16.368 MHz reference clock by working in integer and fractional modes. Measurement results show that the phase noise of the synthesizer achieves -91.3 dBc/Hz and -117 dBc/Hz out of band at 100 kHz and 1 MHz frequency offset, separately. The proposed frequency synthesizer consumes 8.6 mA from a 1.2 V power supply and occupies an area of 0.92 mm2.
J. Semicond. 2012, 33(3): 035005
doi: 10.1088/1674-4926/33/3/035005Wang Riyan, Huang Jiwei, Li Zhengping, Zhang Weifeng, Zeng Longyue. A 1.2-V CMOS front-end for LTE direct conversion SAW-less receiver[J]. 威尼斯人棋牌, 2012, 33(3): 035005. doi: 10.1088/1674-4926/33/3/035005.
Wang R Y, Huang J W, Li Z P, Zhang W F, Zeng L Y. A 1.2-V CMOS front-end for LTE direct conversion SAW-less receiver[J]. J. Semicond., 2012, 33(3): 035005. doi: 10.1088/1674-4926/33/3/035005.Export: BibTex EndNote
A CMOS RF front-end for the long-term evolution (LTE) direct conversion receiver is presented. With a low noise transconductance amplifier (LNA), current commutating passive mixer and transimpedance operational amplifier (TIA), the RF front-end structure enables high-integration, high linearity and simple frequency planning for LTE multi-band applications. Large variable gain is achieved using current-steering transconductance stages. A current commutating passive mixer with 25% duty-cycle LO improves gain, noise and linearity. A direct coupled current-input filter (DCF) is employed to suppress the out-of-band interferer. Fabricated in a 0.13-μm CMOS process, the RF front-end achieves a 45 dB conversion voltage gain, 2.7 dB NF, -7 dBm IIP3, and +60 dBm IIP2 with calibration from 2.3 to 2.7 GHz. The total RF front end with divider draws 40 mA from a single 1.2-V supply.
J. Semicond. 2012, 33(3): 035006
doi: 10.1088/1674-4926/33/3/035006Zhao Bohua, Huang Ran, Ma Fei, Xie Guohua, Zhang Zhensong, Du Huan, Luo Jiajun, Zhao Yi. The realization of an SVGA OLED-on-silicon microdisplay driving circuit[J]. 威尼斯人棋牌, 2012, 33(3): 035006. doi: 10.1088/1674-4926/33/3/035006.
Zhao B H, Huang R, Ma F, Xie G H, Zhang Z S, Du H, Luo J J, Zhao Y. The realization of an SVGA OLED-on-silicon microdisplay driving circuit[J]. J. Semicond., 2012, 33(3): 035006. doi: 10.1088/1674-4926/33/3/035006.Export: BibTex EndNote
An 800 × 600 pixel organic light-emitting diode-on-silicon (OLEDoS) driving circuit is proposed. The pixel cell circuit utilizes a subthreshold-voltage-scaling structure which can modulate the pixel current between 170 pA and 11.4 nA. In order to keep the voltage of the column bus at a relatively high level, the sample-and-hold circuits adopt a ping-pong operation. The driving circuit is fabricated in a commercially available 0.35 μm two-poly four-metal 3.3 V mixed-signal CMOS process. The pixel cell area is 15 × 15 μm2 and the total chip occupies 15.5 × 12.3 mm2. Experimental results show that the chip can work properly at a frame frequency of 60 Hz and has a 64 grayscale (monochrome) display. The total power consumption of the chip is about 85 mW with a 3.3V supply voltage.
A feedforward compensation design in critical conduction mode boost power factor correction for low-power low total harmonic distortion
J. Semicond. 2012, 33(3): 035007
doi: 10.1088/1674-4926/33/3/035007Li Yani, Yang Yintang, Zhu Zhangming, Qiang Wei. A feedforward compensation design in critical conduction mode boost power factor correction for low-power low total harmonic distortion[J]. 威尼斯人棋牌, 2012, 33(3): 035007. doi: 10.1088/1674-4926/33/3/035007.
Li Y N, Yang Y T, Zhu Z M, Qiang W. A feedforward compensation design in critical conduction mode boost power factor correction for low-power low total harmonic distortion[J]. J. Semicond., 2012, 33(3): 035007. doi: 10.1088/1674-4926/33/3/035007.Export: BibTex EndNote
For low-power low total harmonic distortion (THD), based on the CSMC 0.5 μm BCD process, a novel boost power factor correction (PFC) converter in critical conduction mode is discussed and analyzed. Feedforward compensation design is introduced in order to increase the PWM duty cycle and supply more conversion energy near the input voltage zero-crossing points, thus regulating the inductor current of the PFC converter and compensating the system loop gain change with ac line voltage. Both theoretical and practical results reveal that the proposed PFC converter with feedforward compensation cell has better power factor and THD performance, and is suitable for low-power low THD design applications. The experimental THD of the boost PFC converter is 4.5%, the start-up current is 54 μA, the stable operating current is 3.85 mA, the power factor is 0.998 and the efficiency is 95.2%.
J. Semicond. 2012, 33(3): 035008
doi: 10.1088/1674-4926/33/3/035008Zhao Jixiang. Rigorous theoretical derivation of lumped models to transmission line systems[J]. 威尼斯人棋牌, 2012, 33(3): 035008. doi: 10.1088/1674-4926/33/3/035008.
Zhao J X. Rigorous theoretical derivation of lumped models to transmission line systems[J]. J. Semicond., 2012, 33(3): 035008. doi: 10.1088/1674-4926/33/3/035008.Export: BibTex EndNote
By virtue of the negative electric parameter concept, i.e. negative lumped resistance, inductance, conductance and capacitance (N-RLGC), the lumped equivalent models of transmission line systems, including the circuit model, two-port π-network and T-network, are given. We start from the N-segment-ladder-like equivalent networks composed distributed parameters, and achieve the input impedance in the form of a continued fraction. Utilizing the continued fraction theory, the expressions of input impedance are obtained under three kinds of extreme cases, i.e. the load impedances are equal to zero, infinity and characteristic impedance, respectively. When the number of segment N is limited to infinity, they are transformed to lumped elements. Comparison between the distributed model and lumped model of transmission lines, the expression of tanh γd, which is the key term in the transmission line equations, are obtained by RLGC, furthermore, according to input admittance, admittance matrix and ABCD matrix of transmission lines, the lumped equivalent circuit models, π-networks and T-networks have been given. The models are verified in the frequency and time domain, respectively, showing that the models are accurate and efficient.
J. Semicond. 2012, 33(3): 035009
doi: 10.1088/1674-4926/33/3/035009Yan Hao, Liu Yan, Hua Siliang, Wang Donghui, Hou Chaohuan. A low-power multi port register file design using a low-swing strategy[J]. 威尼斯人棋牌, 2012, 33(3): 035009. doi: 10.1088/1674-4926/33/3/035009.
Yan H, Liu Y, Hua S L, Wang D H, Hou C H. A low-power multi port register file design using a low-swing strategy[J]. J. Semicond., 2012, 33(3): 035009. doi: 10.1088/1674-4926/33/3/035009.Export: BibTex EndNote
a low-power register file is designed by using a low-swing strategy and modified NAND address decoders. The proposed low-swing strategy is based on the feedback scheme and uses dynamic logic to reduce the active feedback power. This method contains two parts: WRITE and READ strategy. In the WRITE low-swing scheme, the modified memory cell is used to support low-swing WRITE. The modified NAND decoder not only dissipates less power, but also enables a great deal of area reduction. Compared with the conventional single-ended register file, the low-swing strategy saves 34.5% and 51.15% bit-line power in WRITE and READ separately. The post simulation results indicate a 39.4% power improvement when the twelve ports are all busy.
J. Semicond. 2012, 33(3): 035010
doi: 10.1088/1674-4926/33/3/035010Zhang Xingxing, Li Yi, Xiong Baoyu, Han Jun, Zhang Yuejun, Dong Fangyuan, Zhang Zhang, Yu Zhiyi, Cheng Xu, Zeng Xiaoyang. Robust and low power register file in 65 nm technology[J]. 威尼斯人棋牌, 2012, 33(3): 035010. doi: 10.1088/1674-4926/33/3/035010.
Zhang X X, Li Y, Xiong B Y, Han J, Zhang Y J, Dong F Y, Zhang Z, Yu Z Y, Cheng X, Zeng X Y. Robust and low power register file in 65 nm technology[J]. J. Semicond., 2012, 33(3): 035010. doi: 10.1088/1674-4926/33/3/035010.Export: BibTex EndNote
A register file (RF) with 32 × 32 capacity and 4-read 2-write (4R2W) ports is presented and analyzed in detail. A new output structure using a MUX and a latch is proposed. It eliminates any dynamic or analog circuit in the read path, and thus it can improve robustness and reduce power at the same time. We also simplify the timing sequence due to the output scheme. The simplified timing circuit not only cuts down the power but also improves the robustness. In addition, less power is achieved when successive read of “0” or “1” is performed. The RF has been fabricated in TSMC 65 nm technology, and the chip test demonstrates that it can operate at 0.8 GHz, consuming 7.2 mW at 1.2 V.
J. Semicond. 2012, 33(3): 036001
doi: 10.1088/1674-4926/33/3/036001Meng Lingkuan, Yin Huaxiang, Chen Dapeng, Ye Tianchun. Metal gate etch-back planarization technology[J]. 威尼斯人棋牌, 2012, 33(3): 036001. doi: 10.1088/1674-4926/33/3/036001.
Meng L K, Yin H X, Chen D P, Ye T C. Metal gate etch-back planarization technology[J]. J. Semicond., 2012, 33(3): 036001. doi: 10.1088/1674-4926/33/3/036001.Export: BibTex EndNote
Planarization used in a gate-last CMOS device was successfully developed by particular technologies of SOG two-step plasma etch-back plus one special etch-back step for SOG/SiO2 interface trimming. The within-the-wafer ILD thickness non-uniformity can reach 4.19% with a wafer edge exclusion of 5 mm. SEM results indicated that there was little “dish effect” on the 0.4 μm gate-stack structure and finally achieved a good planarization profile on the whole substrate. The technology provided a CMP-less process basis for sub-100 nm high-k/metal gate-last CMOS integration.
J. Semicond. 2012, 33(3): 036002
doi: 10.1088/1674-4926/33/3/036002Liu Chunjuan, Liu Su, Feng Jingjing, Wu Rong. Nickel ohmic contacts of high-concentration P-implanted 4H-SiC[J]. 威尼斯人棋牌, 2012, 33(3): 036002. doi: 10.1088/1674-4926/33/3/036002.
Liu C J, Liu S, Feng J J, Wu R. Nickel ohmic contacts of high-concentration P-implanted 4H-SiC[J]. J. Semicond., 2012, 33(3): 036002. doi: 10.1088/1674-4926/33/3/036002.Export: BibTex EndNote
Different-dose phosphorus ion implantation into 4H-SiC followed by high-temperature annealing was investigated. AlN/BN and graphite post-implantation annealing for ion-implanted SiC at 1650 ℃ for 30 min was conducted to electrically activate the implanted P+ ions. Ni contacts to the P+-implanted 4H-SiC layers were examined by transmission line model and Hall measurements fabricated on P-implanted (0001). The results indicated that a high-quality ohmic contact and specific contact resistivity of 1.30 × 10-6 Ω·cm2 was obtained for the P+-implanted 4H-SiC layers. The ρC values of the Ni-based implanted layers decreased with increasing P doping concentrations, and a weaker temperature dependence was observed for different samples in the 200-500 K temperature range.
J. Semicond. 2012, 33(3): 036003
doi: 10.1088/1674-4926/33/3/036003Zhang Youwei, Xu Dawei, Wan Li, Wang Zhongjian, Xia Chao, Cheng Xinhong, Yu Yuehui. Properties of a Ni-FUSI gate formed by the EBV method and one-step RTA[J]. 威尼斯人棋牌, 2012, 33(3): 036003. doi: 10.1088/1674-4926/33/3/036003.
Zhang Y W, Xu D W, Wan L, Wang Z J, Xia C, Cheng X H, Yu Y H. Properties of a Ni-FUSI gate formed by the EBV method and one-step RTA[J]. J. Semicond., 2012, 33(3): 036003. doi: 10.1088/1674-4926/33/3/036003.Export: BibTex EndNote
Nickel fully silicided (Ni-FUSI) gate material has been fabricated on a HfO2 surface to form a Ni-FUSI gate/HfO2/Si/Al (MIS) structure by using an ultra-high vacuum e-beam evaporation (EBV) method followed by a one step rapid thermal annealing (RTA) treatment. X-ray diffraction (XRD) and Raman spectroscopy were used to reveal the microstructures and electrical properties of the MIS structure. Results show that a one step post RTA treatment is enough to promote the full reaction of nickel silicide, compared with multiple RTA treatments. Furthermore, the HfO2 gate dielectric film is sensitive to heat treatment, and multiple RTA treatments can damage the electrical properties of the HfO2 film rather than improve them. By optimization of the sample fabrication technique, the MIS capacitor produces good high-frequency capacitance-voltage curves with a hysteresis of 30 mV, a work function of about 5.44-5.53 eV and leakage current density of only 1.45 × 10-8 A/cm2 at -1 V gate bias.
INVITED REVIEW PAPERS
SEMICONDUCTOR INTEGRATED CIRCUITS